Summary FPGA-based Main Memory Emulator for System Software arxiv.org
10,938 words - PDF document - View PDF document
One Line
The paper introduces METICULOUS, an FPGA-based emulator that accurately reproduces latency, bandwidth, and bit-flip errors, enabling the study of system software with hybrid main memory systems.
Slides
Slide Presentation (10 slides)
Key Points
- An FPGA-based main memory emulator is proposed for system software studies on new main memory systems.
- The emulator can emulate the main memory with multiple memory regions and accurately replicate latency, bandwidth, and bit-flip errors.
- The emulator is modular, extensible, and cost-effective.
- It uses a token bucket algorithm for bandwidth throttling and a linear feedback shift register for error injection.
- The emulator allows users to utilize memory regions through the NVDIMM driver and modify the driver of /dev/mem to enable/disable CPU cache.
- It works in conjunction with the CPU cache mechanism of existing CPU cores and has a minimum latency of 400 ns.
- The FPGA-based main memory emulator enables exploration of memory subsystem designs and tradeoffs.
Summaries
27 word summary
The paper presents METICULOUS, an FPGA-based main memory emulator for system software studies. It accurately replicates latency, bandwidth, and bit-flip errors, and supports hybrid main memory systems.
38 word summary
This paper proposes an FPGA-based main memory emulator called METICULOUS for system software studies on new main memory systems. The emulator accurately replicates the latency, bandwidth, and bit-flip errors of read/write operations. It supports hybrid main memory systems
499 word summary
The paper proposes an FPGA-based main memory emulator for system software studies on new main memory systems. The emulator can emulate the main memory incorporating multiple memory regions with different performance characteristics. It is implemented on an off-the-shelf FPGA System-on-Chip (
This paper proposes an FPGA-based main memory emulator for system software studies on new main memory systems. The emulator can emulate the main memory composed of multiple memory devices and accurately replicate the latency, bandwidth, and bit-flip errors of read/write operations. It
The document discusses the limitations of existing memory emulators and proposes an FPGA-based main memory emulator called METICULOUS. The emulator is designed to support hybrid main memory systems and evaluate the performance of new system software mechanisms. It uses an FPGA to control
The design of the FPGA-based main memory emulator, METICULOUS, is highly modular for future extensibility and reduced development cost. The emulator consists of a CPU, rate controller, and memory controller connected via the AXI bus. The rate
This excerpt discusses the implementation and development of an FPGA-based main memory emulator for system software. The emulator uses a token bucket algorithm for bandwidth throttling and a linear feedback shift register for error injection. The software program creates memory regions in the FPGA-side DR
The FPGA-based main memory emulator allows users to utilize memory regions through the NVDIMM driver. The pmem driver of Linux is automatically attached to the physical memory regions of the emulator during boot. Users can create namespaces for each physical memory region using
The document discusses the modification of the driver of /dev/mem to allow a userland program to enable/disable CPU cache for memory regions. The FPGA SoC board used has 4 CPU cores of ARM Cortex-A53, each with 32-K
The FPGA-based main memory emulator for system software works in conjunction with the CPU cache mechanism of existing CPU cores. The emulator has a minimum latency of 400 ns, which is larger than that of the CPU-side DRAM. Users can evaluate the impact
This summary highlights the key points of the excerpted text.
The paper discusses an FPGA-based main memory emulator for system software studies. The emulator allows users to explore designs and tradeoffs in the memory subsystem by adjusting memory latency and bandwidth independently. It
This document provides a list of references related to the topic of FPGA-based main memory emulation for system software. The references cover various aspects of emerging non-volatile solid state memories, including their physical principles and current status. There are also references that discuss memory
This summary provides a concise version of the original text excerpt while preserving important details and highlighting key points.
The excerpt includes references to various research papers and conference proceedings related to FPGA-based main memory emulators for system software. These papers discuss topics such as evaluating
This article discusses the use of FPGA-based main memory emulators for system software. It references several studies and simulators related to memory systems, including the Gem5 simulator, Marss simulator, Zsim simulator, and DRAMSim2. The article